## **EUROPEAN PATENT OFFICE**

## Patent Abstracts of Japan

63256 FR DOC

**PUBLICATION NUMBER** 

06152410

**PUBLICATION DATE** 

31-05-94

APPLICATION DATE

09-11-92

**APPLICATION NUMBER** 

04298871

APPLICANT: ADVANTEST CORP:

INVENTOR: SATO NORIMASA;

INT.CL.

: H03M 1/10 G06F 3/05 H03M 1/12

TITLE

: METHOD FOR CORRECTING A/D

**CONVERTER ADOPTING INTERLEAVE** 

SYSTEM

アナログ 信号入力 サンフ・サンク・クロック ADC

## ABSTRACT :

PURPOSE: To decrease spurious waves caused by an interleave operation to be mixed into a measured result by mutually adjusting a signal frequency designated at the time of measurement and a sampling frequency.

CONSTITUTION: Designated signals in a correction program are generated by a signal generator 4 and a sampling clock generator and supplied to analog/ digital converters (ADC) 2 and 3. Then, the offset and gain between the ADC 2 and 3 are equalized. Afterwards, the signal of the generator 4 is measured by the interleave operation, and FFT analysis is performed. Thus, it is judged that the spurious is generated since a gap is not fixed at the time of alternately sampling the ADC 2 and 3. Therefore, when the frequency of the measured signal and the sampling frequency are decided, the frequency component of the spurious wave to be generated is decided, as well. Thus, the the spurious component is corrected to the minimum by performing on-line adjustment to sampling timing.

COPYRIGHT: (C)1994,JPO&Japio